Electronics | Free Full-Text | A 125 KHz, Single-Stage, Dual-Output Wireless Power Receiver with PSM Modulation
Nanopower sub-threshold biquadratic cells and its application to portable ECG system - ScienceDirect
Feedback Loops and Flip-Flops - Learning FPGAs - FPGAkey
Electronics | Free Full-Text | Design of a Dual Change-Sensing 24T Flip-Flop in 65 nm CMOS Technology for Ultra Low-Power System Chips
T-Spice 0.35um CMOS process Simulation Model of indirectly programmed... | Download Scientific Diagram
buffer - How to find Setup time and hold time for D flip flop? - Electrical Engineering Stack Exchange
C:\Documents And Settings\Fredlin\Desktop\Ic Design\Synthesis200301
A dual pulse-clock double edge triggered flip-flop
D flip-flop(delay flip-flop) Wiki - FPGAkey
A 5.5-GHz multi-modulus frequency divider in 0.35μm SiGe BiCMOS technology for delta-sigma fractional-N frequency syn
PDF) Complete thesis print | KRITHIKA R - Academia.edu
A 6-GHz dual-modulus prescaler using 180nm SiGe technology | Semantic Scholar
PDF) Design and Analysis of Ultra Low Power True Single Phase Clock CMOS 2/3 Prescaler
A 6-GHz dual-modulus prescaler using 180nm SiGe technology | Semantic Scholar
Practice Problems for Hardware Engineers
A family of low-power truly modular programmable dividers in standard 0.35-/spl mu/m CMOS technology | Semantic Scholar
Feedback Loops and Flip-Flops - Learning FPGAs - FPGAkey
0.35um Standard Cell Library Data Book Process - MIT
Low Power CMOS 8-Bit Current Steering DAC
Low-Power 71 GHz Static Frequency Divider in SiGe:C HBT Technology
Feedback Loops and Flip-Flops - Learning FPGAs - FPGAkey
Electronics | Free Full-Text | A 4.1 GHz–9.2 GHz Programmable Frequency Divider for Ka Band PLL Frequency Synthesizer
A 6-GHz dual-modulus prescaler using 180nm SiGe technology | Semantic Scholar
